Gary Smith EDA Research Note
Variation design is a rapidly growing factor in custom IC design. Design variation is
defined as the variation in parametric results caused by process and environmental (process,
voltage, temperature), random variation, and layout dependent effects (parasitics, proximity).
One major cause of increased design costs is due to semiconductor IC scaling, which increases
power and variability in design. At 65nm silicon, variation became a major factor in SOC design.
Gary Smith EDA’s research note on Variation Analysis and Design covers:
- Variation Analysis and Design
- Drivers of Variation Analysis and Design
- Foundries and Simulators
- SOC Trends for 65nm and below Custom IC Design
- Commentary on Solido Design Automation Variation Designer
Click here to view the report. No registration required.
——————-
Gary Smith EDA (GSEDA) is the leading provider of market intelligence and advisory services for the global Electronic Design Automation, Electronic System Level design, and related technology markets.
